Mask Design Engineer

Company Name:
Linear Technology Corporation
Responsible for the layout schedule estimation, IC layout floor planning, Layout of analog and digital circuits, Cell level verification and parasitic extraction, Chip/Top level routing and interconnect, LVS and DRC checks using Cadence Dracula and Assura; Tape out/Stream out/PG. Minimum job requirements: Bachelors degree in Electrical Engineering, Microelectronics Engineering or related field and at least five year experience in IC layout. Must have layout experience with bipolar, CMOS, and BiCOMOS technologies. Experience with full chip layout including PG to the mask shop. Must be familiar with Cadence tools (Virtuoso, Layout XL, Assura) and have knowledge of Linux operating systems.

Don't Be Fooled

The fraudster will send a check to the victim who has accepted a job. The check can be for multiple reasons such as signing bonus, supplies, etc. The victim will be instructed to deposit the check and use the money for any of these reasons and then instructed to send the remaining funds to the fraudster. The check will bounce and the victim is left responsible.